

Amendments to the Claims

1. (Currently Amended) A filter (3) provided with field effect (FET) capacitors (~~M1-32; M'1-32~~) arranged for controlling their respective capacity values, each such FET capacitor (~~M1-32; M'1-32~~) having a source (S) and a drain (D), characterised in that the source (S) and the drain (D) of each FET capacitor (~~M1-32; M'1-32~~) are coupled to one another, the filter including an arrangement for tuning the filter by selectively controlling the voltage dependent capacitor values of the FET capacitors.

B' 2. (Currently Amended) The filter (3) according to claim 1, characterised in that each FET capacitor (~~M1-32; M'1-32~~) has a control input (~~G1-32; G'1-32~~) for voltage dependent capacity value control.

3. (Currently Amended) The filter (3) according to claim 1 ~~2~~, characterised in that the ~~filter (3)~~ tuning arrangement is provided with control means (~~Contr.~~) coupled to the FET capacitor control inputs (~~G1-32; G'1-32~~).

4. (Currently Amended) The filter (3) according to claim 1, characterised in that the FET capacitors (~~M1-32; M'1-32~~) are split in equally controlled pairs of FET capacitors (~~M1-32; M'1-32~~).

5. (Currently Amended) The filter (3) according to claim 1, characterised in that the filter (3) is built up as a symmetrically filter (3) having a symmetrical input (5) and a symmetrical output (6).

6. (Currently Amended) The filter (3) according to claim 1, characterised in that two or more of the FET capacitors (~~M1-32; M'1-32~~) are connected in series.

B 1
7. (Currently Amended) The filter (3) according to claim 1, characterised in that the FET capacitors (~~M1-32; M'1-32~~) are metal oxide semiconductor (MOSFET) capacitors (~~M1-32; M'1-32~~).

8. (Currently Amended) A transmitter, receiver, or transceiver having a filter (3) according to claim 1, which filter (3) is provided with field effect (FET) capacitors (~~M1-32; M'1-32~~) arranged for controlling their respective capacity values, each such FET capacitor (~~M1-32; M'1-32~~) having a source (S) and a drain (D), characterised in that the source (S) and the drain (D) of each FET capacitor (~~M1-32; M'1-32~~) are coupled to one another, the filter including an arrangement for tuning the filter by selectively controlling the voltage dependent capacitor values of the FET capacitors.

9. (New) The filter according to claim 1, wherein an input to the filter is coupled to a series arrangement of pairs of the FET capacitors.

10. (New) The filter according to claim 9, wherein the series arrangement of pairs of the FET capacitors are split in equally controlled pairs of the FET capacitors.

B¹

11. (New) The filter according to claim 1, wherein the tuning arrangement includes a decoder coupled to a gate of each of the FET capacitors.
